Abstract. It is well known that informal simulation-based design of embedded systems has a low initial cost and delivers early results; yet it cannot guarantee the correctness and reliability of the system to be developed. In contrast, the correctness and reliability of the system can be thoroughly investigated with formal design, but it requires a larger effort, which increases the development cost. Therefore, it is desirable for a designer to move between formal and informal design. This paper describes how to translate HCSP formal models into Simulink graphical models, so that HCSP formal models can be simulated and tested using a MATLAB platform, thus avoiding expensive formal verification if the development is at a stage where it is considered unnecessary. Together with our previous work on encoding Simulink/Stateflow diagrams into HCSP, it provides the desired two-way path in the design of embedded systems, so that the designer can flexibly shift between formal and informal models, according to the trade-off between efficiency and cost as opposed to correctness and reliability. The translation from HCSP into Simulink diagrams is implemented as a fully automatic tool, and the benefit of the flexibility is demonstrated by a scenario originating from the design of a spacecraft. In addition, the correctness of the translation is justified by using Unifying Theories of Programming (UTP).
Introduction
Correct and efficient design of complex embedded systems is a grand challenge for computer science and control theory. Model-based design (MBD) is thought to be an effective approach to meet this challenge. This approach begins with an abstract model of the system to be developed. Extensive analysis and verification of the abstract model are then performed so that errors can be identified and corrected at a very early stage. Then the higher-level abstract model is refined to a lower-level model step by step, until it can be built with existing components or a few newly developed ones.
Therefore, modelling, analysis and verification play a key role in MBD. Many MBD approaches targeting embedded systems have been proposed and used in industry and academia, e.g., Simulink/Stateflow [1, 2] , Modelica [3] , SysML [4] , MARTE [5] , Metropolis [6] , Ptolemy [7] , hybrid automata [8] , CHARON [9] , HCSP [10, 11] , Differential Dynamic Logic [12] , Hybrid Hoare Logic [13] .
These approaches can be classified into two paradigms, a simulation-based informal one such as [1] [2] [3] [4] [5] or a verification based formal one like [6] [7] [8] [9] [10] [11] [12] [13] . It is evident that informal design of embedded systems has a low initial cost and is intuitively appealing, because simulations give results early on, but it cannot fully guarantee the correctness and reliability of the system to be developed; in contrast, the correctness and reliability of the system can be thoroughly investigated with formal design, but the cost is higher and it requires specialized skills. Therefore, it is desirable to provide a two-way path between formal and informal approaches for a designer.
The first contribution of this paper is to provide one lane of this path. It takes a formal model and translates it automatically to a Simulink model. The other lane has been developed in previous work [14, 15] , which is built by automatically translating Simulink/Stateflow (S/S) diagrams into Hybrid CSP (HCSP) [10, 11] , a formal modelling language for hybrid discrete-continuous systems. As formal analysis of HCSP models is supported by an interactive Hybrid Hoare Logic (HHL) prover based on Isabelle/HOL [13, [16] [17] [18] , which provides a gateway to mechanized verification of S/S models. The translation from the formal to informal model presented here, is implemented as a fully automatic tool, and the benefit of the flexibility is demonstrated by an example originating from the design of a spacecraft.
Another contribution of this paper is to provide a justification of the correctness of the translation. To this end, we define a UTP semantics for Simulink and a UTP semantics for HCSP, and then establish a correspondence between the UTP semantics of the HCSP constructs and that of the corresponding Simulink constructs.
Related work
There has been a range of work on translating Simulink/Stateflow into modelling formalisms supported by analysis and verification tools. Mathworks itself released a tool named Simulink Design Verifier [19] (SDV) for formal analysis of Simulink/Stateflow models. However, currently, SDV can only be used to detect low-level errors such as integer overflow, dead logic, array access violation, division by zero, and so on, in blocks of a model, but not system-level properties of the complete model with the physical and environmental aspects taken into account. Simulation-based verification [20] can be used to verify system-level properties in a bounded time, but cannot be applied for unbounded verification.
In order to commit system-level verification and/or code generation of Simulink models, there have been a range of work on translating Simulink into other modelling formalisms, for which analysis and verification tools are developed. Tripakis et al. [21] presented an algorithm of translating discrete-time Simulink models to Lustre, a synchronous language developed with formal semantics and a number of tools for validation and analysis, and later extended the work by incorporating a subset of Stateflow [22] . Cavalcanti et al. [23] presented a semantics for discrete-time Simulink diagrams using Circus [24] , a combination of Z and CSP. Meenakshi et al. [25] gave an algorithm that translates a subset of Simulink into input language of model checker NuSMV. Sifakis et al. proposed a translation into BIP in [26] . BIP [27] stands for Behaviour, Interaction and Priority, which is a component-based formal model for realtime concurrent systems. Among all the work mentioned above, continuous time models of Simulink are not considered. In [28] , Yang and Vyatkin considered how to translate Simulink into Function Blocks. Zhou and Kumar investigated how to translate Simulink into Input/Output Hybrid Automata [29] , while the translation of both discrete and continuous time fragments of Simulink into SpacEx Hybrid Automata was considered in [30] . In [31] , Chen et al. considered how to translate Simulink models to a real-time specification language Timed Interval Calculus (TIC). Based on which continuous Simulink diagrams can be analyzed by a theorem prover. However, the translation is limited as it can only handle continuous blocks whose outputs can be represented explicitly by a mathematical relation on inputs. In contrast, in [14] , we gave a translation from Simulink into HCSP. Our approach can handle all continuous blocks by using the notion of differential equations and invariants.
In addition, contract-based frameworks for Simulink are described in [32, 33] . In [32] , Simulink diagrams are represented by SDF graphs, and discrete-time blocks are specified by contracts consisting of a pair of pre/post-conditions. Then sequential code is generated from the SDF graph, and the code is verified using traditional refinementbased techniques. In [33] , Simulink blocks are annotated with rich types, then the SimCheck tool extracts verification conditions from the Simulink model and the annotations, and submits them to an SMT solver for verification. While in our approach, all Simulink/Stateflow models can be specified and verified using Hybrid Hoare Logic and the deductive verification techniques based on that.
In [34] , a compositional formal semantics built on predicate transformers was proposed for Simulink, based on which, a tool for verification of Simulink blocks was reported in [35] , consisting of two components: a translator from Simulink hierarchical block diagrams into predicate transformers and an implementation of the theory of predicate transformers in Isabelle. The UTP semantics of Simulink/Stateflow defined here is quite similar to the one given in [34] .
There have been several formal semantics defined for HCSP. In He's original work on HCSP [10] , an algebraic semantics of HCSP was given by defining a set of algebraic laws for the constructs of HCSP. Subsequently, a DC-based semantics for HCSP was presented in [11] due to Zhou et al. These two original formal semantics of HCSP are very restrictive and incomplete, for example, it is unclear whether the set of algebraic rules defined in [10] is complete, and super-denese computation and recursion are not well handled in [11] . In [13, 17, 36, 37] , operational, axiomatic and DC-based denotational semantics for HCSP are proposed, and the relations among them are discussed. In this paper, we re-investigate the semantics of HCSP by defining its simulation semantics using Simulink and its UTP-based denotational semantics, and the correspondence between the two semantics, rendering HCSP more practical to engineers.
The rest of this paper is organized as follows. After introducing some preliminaries on HCSP and Simulink in Section 2, Section 3 presents the translation from HCSP into Simulink. We further provide a prototypical implementation of the translator in Section 4, followed a case study on a lunar lander in Section 5. Section 6 presents a justification of the translation by proving consistency of the UTP semantics. A conclusion is drawn in Section 7.
Preliminaries
In this section, we briefly review HCSP and Simulink.
Hybrid CSP (HCSP)
HCSP [10, 11, 17 ] is a language for describing hybrid systems. It extends the well-known language of Communicating Sequential Processes (CSP) with timing constructs, interrupts, and differential equations for modelling continuous evolution. Data exchange among processes is confined to instantaneous synchronous communication, avoiding shared variables between different processes in parallel. A comprehensive introduction to HCSP can be found in [17] .
The syntax of HCSP processes is given below:
Here x and s stand for variables, B and e are conventional Boolean and arithmetic expressions. P, Q, Q i are sequential processes; and io i stands for a communication event, which is either ch?x or ch!e, and ch for a channel name. A system S is either a sequential process, or a parallel composition of several sequential processes.
The intended meaning of the individual constructs is as follows:
-skip, x := e (assignment), ch?x (input), ch!e (output), P ; Q (sequential composition), B → P (conditional statement), P Q (internal choice), P * (repetition) and S S (parallel composition) have their standard meaning.
-F (ṡ, s) = 0&B is the evolution statement, where s represents a vector of real variables andṡ the first-order time derivative of s. It forces s to evolve according to the differential equations defined by the functional F as long as B holds, and it terminates immediately when B turns false.
, except that the evolution is preempted as soon as one of the communications io i occurs. That is followed by the respective Q i . However, if the evolution statement terminates before a communication occurs, then the process terminates immediately.
Simulink
Simulink [1] is an interactive platform for modelling, simulating and analyzing multidomain dynamic and embedded systems. It provides a graphical block diagramming tool and a customizable set of block libraries for building executable models of embedded systems and their environments. A Simulink model contains a set of blocks, subsystems, and wires, where blocks and subsystems cooperate by setting values on the wires between them. Fig. 1 gives a Simulink model of train movement, where rounded rectangles In a, Out v and Out s are in-ports and out-ports for subsystems, and represent the acceleration, velocity, and trajectory of the train respectively. The two rectangular blocks Integrator v and Integrator s are integrator blocks of the Simulink library, each of which contains an internal parameter to represent the initial value of the output. An integrator block outputs its initial value at the beginning and the integration of the input signal afterwards. Hence, the block Integrator v outputs the velocity of the train, which is the integration of the input acceleration In a; and on the other hand, the block Integrator s outputs the trajectory of the train, which is the integration of the input velocity.
An elementary block gets input signals and computes the output signals. However, to make Simulink more useful, almost every block in Simulink contains some userdefined parameters to alter its functionalities. One typical parameter is sample time which defines how frequently the computation is done. Two special values, 0 and −1, may be set for sample time, where the sample time 0 indicates that the block is used for simulating the physical environment and hence computes continuously, and −1 signifies that the sample time of the block is not set, it will be determined by the sample times of the in-going wires to the block. Thus, blocks are classified into two categories, i.e. continuous and discrete, according to their sample times.
Blocks and subsystems in a Simulink model receive inputs and compute outputs in parallel, and wires specify the data flow between blocks and subsystems. Computation in a block takes no time and the computed output is delivered immediately to its receiver.
As a convention, in the sequel, when describing Simulink diagrams, we use x to stand for the input signal on in-port In x, x for the output signal on out-port Out x, possibly with a subscript to indicate which subsystem the signal belongs to. For instance, x P indicates an output signal on Out x inside a subsystem P.
From HCSP to Simulink
In this section, we explain the details of the translation from HCSP processes as well as its subcomponents into graphical Simulink models. The translation starts from the most basic ingredients, i.e. expressions, to primitive statements and then is followed by compositional components. 
Expressions
Arithmetic expressions in HCSP are defined as e = x | c | −e | (e) | e + e | e − e | e * e | e/e where x is a real variable, c stands for a real constant, and +,−, * ,/ respectively for addition, subtraction, multiplication, and division of reals.
We construct a normal subsystem in Simulink to interpret an arithmetic expression e from HCSP, inside which a variable x is encoded into an input block of the subsystem, a constant c into a constant block with corresponding value, and parentheses determine priority of the computation. As for the operations over reals, a sequence of + and − (or * and /) is shrunk into a sum (or product) block with multiple input signals in Simulink. Fig. 2 shows the Simulink subsystem for the expression x − 1 + y * ((−2)/3.4).
Boolean expressions are translated similarly.
Differential Equations
The syntax of differential equations in HCSP is F =ṡ = e | F, F , where s stands for a continuous variable,ṡ is the time derivative of s, and F, F indicates a group of differential equations that evolve simultaneously over time.
In our approach, each single differential equation is encoded into a continuous integrator block with an input signal of the value of e and an output signal of s, and equations in the same group are a normal subsystem in Simulink. In the translation oḟ v = 1,ṡ = v + 2, illustrated in Fig. 3 , the integrator block of s takes the value of v + 2 and an internal initial value s 0 to calculate the integral and then generate a signal of s, i.e. s(t) = (v(t) + 2)dt + s 0 .
skip Statement
In the semantics of HCSP, skip terminates immediately with no effect on the process, and thus there is intuitively no need to draw anything in Simulink diagrams. However, blocks and subsystems in a Simulink model are running inherently in parallel as indicated in the previous section, but processes in HCSP can be executed sequentially, thus we need to provide a method to specify sequential execution in a Simulink diagram. Inspired by UTP [38] , we introduce a pair of Boolean signals ok and ok into each subsystem to indicate initiation and termination. If ok is false, the process has not terminated and the final values of the process variables are unobservable. Similarly, if ok is false, the process has never started and even the initial values are unobservable. These considerations underlie the validity of the translation of sequential composition. Additionally, ok and ok are local variables to each subsystem corresponding to an HCSP process, and they never occur in the process statements. In a Simulink subsystem ok and ok are constructed as an in-port signal named In ok and an out-port signal named Out ok respectively.
Since skip does nothing and terminates instantly, the subsystem for skip in Simulink is illustrated in Fig. 4 , where ok = ok indicating that whenever the process skip starts, it terminates immediately without any effect. Also, there is no variable in the alphabet of a skip process, thus there are only ports for ok and ok . 
Assignment
Here, u stands for the set of signals that are not processed by the current subsystem, i.e. y and z in this example. x new represents the newly computed signal, here produced by block Add1. Moreover, we use d(x) to denote the value of x in the previous period. It is kept through a unit delay block that holds its input for one period of the sample time.
Continuous Evolution
The Simulink diagram translated from an evolution in HCSP is shown in Fig. 6 , where the group of differential equations F and the Boolean condition B are encapsulated into a single subsystem respectively. The enabled subsystem F contains a set of integrator blocks corresponding to the vector s of continuous variables, and executes continuously whenever the value of the input signal, abbreviated as en, on the enable-port is positive. Intuitively, subsystem B guards the evolution of subsystem F by taking the output signals of F as its inputs, i.e. s B = s F , and partially controlling the enable signal of F via its output Boolean signal, denoted by B. As a consequence, an algebraic loop occurs between subsystem B and F which is not allowed in Simulink, the simple solution is to introduce a unit delay block with an initial value 1 inserted after subsystem B. Thus the boundary condition is evaluated after completion of an integrator step. Formally, given inputs, the output signals are computed by the following equations: In most cases, subsystem B and P share the same group of input signals x, and for those distinct input signals, we add corresponding in-ports for B or P, which is not presented in Fig. 7 . Accordingly, the output signals are computed according to
Internal Choice
Given an internal choice P Q, we use outSigs(P) and outSigs(Q) to represent the set of output signals (including ok ) of subsystem P and Q respectively, and encode the random choice according to the following two situations.
-For each x ∈ outSigs(P) ∩ outSigs(Q), we introduce a switch block in Simulink diagrams for signal routing, which switches x between x P from P and x Q from Q based on the value of the second input. -For each y ∈ outSigs(P) − outSigs(Q), we directly output the signal y P from P as the final value of y , because in case that P is not chosen by the system, y stays unchanged. For each z ∈ outSigs(Q) − outSigs(P), analogously. Fig. 8 illustrates a pattern to implement the above two cases. In order to guarantee that only one process in the internal choice is switched on, every switch block here needs to share exactly the same switching condition. As shown in Fig. 8 , the two switch blocks share a common criteria (> 0) for passing first input as well as an identical second input signal, abbreviated as Ran, generated by an oracle that provides a nondeterministic signal 4 . The computation of signal ok and ok can be formalized as 
Sequential Composition
An essential work in translating sequential composition into Simulink models, is to construct the initiation and termination of a process, which has already been done by introducing ok and ok signals in connection with the skip process. Fig. 9 illustrates a straightforward encoding of sequential composition into Simulink diagrams. For exclusive signals y and z, we draw corresponding ports independently for subsystem P and Q. The set of common signals x processed by both P and Q is linked sequentially from P to Q, and the same happens for ok and ok .
Repetition
The basic idea in encoding repetition is to link the outputs of subsystem P back into its in-ports, and we need to specify a finite random number N to control the number of times that P executes. The integrated pattern to encode repetition p * into Simulink diagrams is elaborated in Fig. 10 . Here, a unit delay block with an initial value of 0 is introduced to break the algebraic loop that occurs when we link the outputs of P back. Besides, we introduce an oracle carrying a non-negative random number N to specify the number of repetitions of subsystem P. The update of variables is formulated as the following equations: 
Communication Events
For each communication event, either a sender (ch!e) or a receiver (ch?x), we construct a subsystem in Simulink to deliver the message along ch for the matching pair of events. In order to synchronise the interaction, we introduce another pair of Boolean signals re and re (re is short for ready) into each subsystem that corresponds to a communication event. re indicates whether the matching event is ready for the communication, while re indicates whether the event itself is ready for the communication.
A communication along channel ch takes place as soon as both re ch and re ch are true, then both the sending and the receiving parties are ready, otherwise one or both sides must wait. Additionally, re and re are local signals, which never occur in the process statements. Furthermore, re and re in a Simulink subsystem are constructed as an in-port signal named In re and an out-port signal named Out re respectively. Fig.  11 illustrates the Simulink diagrams that interpret communication events, which can be elaborated in the following two parts.
-For a sender ch!e, the output signals are computed according to where the keep pattern f (s(t)) = ok(t) ∧ (s(t) ∨ f (s(t − 1))) for t > cnow, with f (s(t)) = 0 for t ∈ [cnow, cnow + 1), here cnow is the current time. This is to keep ok true since the communication is finished, i.e., since both re and re turn true. -For a receiver ch?x, the output signals are computed according to
Parallel
For P Q, we consider the following two cases:
Without communications This is a trivial case that we draw a subsystem encapsulating the two subsystems in terms of P and Q, but without any wires (except those carrying ok, ok ) between the two subsystems, as shared variables are not allowed in HCSP. Specifically, we set ok P = ok Q = ok, and ok = ok P ∧ ok Q .
With communications As for a parallel process P Q with inter-communications along a set of common channels comChan(P, Q), we draw a subsystem containing the subsystems corresponding to P and Q, as well as some additional wires to bind all channels in comChan(P, Q) and deliver messages along them. We elaborate the above idea by showing a Simulink diagram corresponding to a parallel process in Fig. 12 , where the signals relevant to communications are attached with subscripts to specify the name of the common channel and the distinctive events corresponding to the same channel. Suppose that there are m and n events relevant to ch in subsystem P and Q respectively, then the computation in Fig. 12 is done by
re ch j P indicating that the two subsystems in parallel are activated simultaneously when the system starts, and the parallel process terminates when both P and Q terminate. Furthermore, the channel ch on one side claims ready to the other side if either of its involved events is ready, which means that the communication events on different parties of a common channel are matched dynamically during the execution. Moreover, the value that Q receives along channel ch is computed as ch Q = m j=1 re ch j P × ch j P .
External Choice by Communications
As a subcomponent of interruption in HCSP, the external choice i∈I (io i → Q i ) waits until one of the communications io i takes place, and then it is followed by the respective Q i , where I is a non-empty finite set of indices, and {io i } i∈I are communication events, i.e. either ch!e or ch?x. In addition, if more than one among {io i } i∈I are ready simultaneously, only one of them executes, this is determined randomly by the system. Thus, if the matching side of every io i involved is ready for communication, then the external choice degenerates to internal choice. Besides, the syntax (io i → Q i ) actually indicates a sequential composition (io i → skip ; Q i ), to which the translation approach already has been introduced above.
Taking P R as an example, where P =io 1 ; Q 1 and R =io 2 ; Q 2 , then the ok signal of P can be computed by ok P = f (ok∧re P ∧(¬re R ∨(Ran < 0))). This means that when the external choice starts (ok = 1) and the matching event of io 1 is ready (re P = 1), P is chosen to execute if either the matching event of io 2 is not ready (re R = 0), or the random number Ran, where Ran ∈ [−1, 1), occurs to be negative (Ran < 0) when both of the matching event are ready. A keep pattern f (s) is used here to keep the signal ok P true, otherwise it may jump back to false after that the communication terminates. The subsystem R is handled analogously. Thus, the output signals of the subsystem of P R
, where re R = f i∈I re oii , and the translation rules can be composed in a semantic-preserving way (see Section 6). Hence, translating an interruption into a Simulink diagram becomes a composition of translating various components that have been illustrated in previous subsections.
Implementation
The translation from HCSP processes into Simulink diagrams is implemented in C++ as a prototype, called H2S 5 , which takes an HCSP model as input and generates a Simulink graphical model encoded in a file of mdl format. The obtained graphical model can be simulated with configurations of several customized parameters to validate properties in the design of embedded systems. Thanks to the inherently compositional structure of HCSP processes, the translator is implemented with a set of recursive functions. H2S works in a fully automatic translation mode with linear complexity in both time and space. Furthermore, the generated Simulink model is compositional as well, which means the size of the Simulink model is approximately linear in the size of the original HCSP model. 5 Both the tool and the case study in next section are found at http://lcs.ios.ac.cn/ chenms/tools/H2S.tar.bz2. For using the tool H2S, users should have a C++ compiler, Flex and Bison, as well as a library OGDF installed. Additionally, a group of customized parameters, e.g. length and stepsizeof the simulation, can be specified in the configuration dialog before switching on the simulation.
Combining Informal and Formal Approaches
In this section, we show how to move between formal and informal design in a case study of the descent guidance control program of a lunar lander. It is a sampled-data control system composed of the physical plant and the embedded control program.
Description of the Design Problem
In the lunar lander mission, launched by China at the end of 2013 to achieve its first soft-landing and roving exploration on the moon, powered descent (see Fig. 13 ) is the most challenging task, because it is fully autonomous without remote control commands from earth, i.e. the lander must rely on its own guidance, navigation and control (GNC) system to, in real time, assess its current state, and generate control commands to adjust its attitude and engine thrust, to achieve soft-landing on the lunar surface. Therefore, the reliability of the GNC system is key to the success of soft-landing.
The slow descent phase is the final phase of the powered descent (see Fig. 13 ), which begins at an altitude of approximately 30m over the lunar surface, and terminates when the engine shut-down signal is received. The task of this phase is to ensure that the lander descends slowly and smoothly to the lunar surface, by nulling the horizontal velocity, maintaining a prescribed uniform vertical velocity, and keeping the lander in an upright position.
The integrated system is composed of the lander's dynamics and the guidance program for the present phase (see Fig. 14) , where the guidance program is executed periodically with a fixed sampling period. At each sampling point, the current state of the lander is measured by an IMU (inertial measurement unit) or various sensors. Processed measurements are then input into the guidance program, which outputs control commands, e.g. the magnitude and direction of thrust, to be imposed on the lander's dynamics in the following sampling cycle. For more details of the dynamics and the guidance program, please refer to [39] . 
In the program PC is the continuous part of the system, i.e. the physical plant, and PD is the discrete part, i.e. the control program. Apparently the two process execute in parallel and interact through a group of communications, which happens periodically for every 0.128s. aIC stands for the commanded acceleration, namely the acceleration that should be provided by the engine thrust to maintain a smooth descent, and g denotes the gravitational acceleration on the moon. In addition, the lander's dynamics comprises two different forms, i.e. Sys 1 and Sys 2 , depending on the magnitude of the current thrust f . (R1) |v − vslw | ≤ ε during the slow descent phase and before touchdown, where ε = 0.05 is the tolerance of fluctuation of v around the target vslw = −2m/s; (R2) |v| < vMax at the time of touchdown, where vMax = 5m/s is the specified upper bound of |v| to avoid the lander's crash when contacting the lunar surface; (R3) the system will finally exit the slow descent phase 7 .
From Simulink to HCSP
In [39] , a Simulink model of the guidance control program of the slow descent was first built and simulated, then the Simulink model was translated into HCSP using the tool Sim2HCSP. The result is shown in Fig. 15 . Based on the translated formal model, the required properties have been proved by combining three verification tools, including iSAT-ODE [40] , Flow* [41] and HHL Prover [14] , which does improve the reliability of the program. But the problem is how to validate the translated HCSP formal model, as the correctness of the translation from Simulink/Stateflow was not addressed yet, and the domain experts or engineers cannot understand the formal model. To address this issue, we were suggested to consider translating the formal model back into Simulink, so that validation can be done by simulation. This is a part of the motivation of this work.
From HCSP to Simulink
Therefore, we translate the above HCSP model into a Simulink model using the tool H2S, which consists of 63 nested subsystems. The top-level view of the translated Simulink model is shown in Fig. 16 , where a parallel pattern interprets the physical plant PC and the control program PD.
To validate the formal model, the translated Simulink model is simulated with a fixed simulation step of 0.0001s, and the evolution of the lander is shown as the quivering curve in Fig. 17 . For velocity, we also illustrate the corresponding results of the original Simulink model as the dashed curve, showing that the translation loop keeps the system behaviours consistent. Moreover, the left part shows that the velocity of the lander is between −2 and −1.9999m/s, which corresponds to (R1); the right part shows that if shut-down signal is sent out at 6m and is successfully received by the lander, then (R3) is satisfied at time 12.0569s; and then with a subsequent free fall, (R2) is guaranteed.
By combining formal and informal approaches in validation and verification of the lunar lander, the reliability was indeed improved, and the domain experts and engineers were also convinced.
Correctness of the Translation
In this section, we define UTP (Unifying theories of programming, [38] ) semantics respectively for HCSP constructs and the corresponding Simulink diagrams, based on which proving the consistency of the two semantics essentially provide a justification of the correctness of the translation from HCSP processes to Simulink diagrams.
Extending UTP to Higher-order
UTP is, due to Hoare and He [38] , a relational calculus based on first-order logic, which is intended for unifying different programming paradigms. In UTP, a sequential program (possibly nondeterministic) is represented by a design D = (α, P ), where -α denotes the set of state variables (called observables). Each state variable comes in an unprimed and a primed version, denoting respectively the pre-and the poststate value of the execution of the program. In addition to the program variables and their primed versions such as x and x , the set of observables includes two designated Boolean variables, ok and ok , denoting termination and stability of the program, respectively. -P stands for a predicate, denoted by p(x) R(x, x ), and defined as (ok∧p(x)) ⇒ (ok ∧R(x, x )).
It means that if the program is activated in a stable state, ok, where the precondition p(x) holds, the execution will terminate, ok , in a state where the postcondition R holds; thus the post-state x and the initial state x are related by relation R. We use pre.D and post.D to denote the pre-and post-conditions of D, respectively. If p(x) is true, then P is shortened as R(x, x ). Definition 1. Let D 1 = (α, P 1 ) and D 2 = (α, P 2 ) be two designs with the same alphabet. D 2 is a refinement of D 1 , denoted by D 1 D 2 , if ∀x, x , ok, ok . (P 2 ⇒ P 1 ). Let D 1 = (α 1 , P 1 ) and D 2 = (α 2 , P 2 ) be two designs with possible different alphabets
It is proved in UTP that the domain of designs forms a complete lattice with the refinement partial order, and true is the smallest (worst) element of the lattice. Furthermore, this lattice is closed under the classical programming constructs, and these constructs are monotonic operations on the lattice. These fundamental mathematical properties ensure that the domain of designs is a proper semantic domain for sequential programming languages. There is a nice link from the theory of designs to the theory of predicate transformers with the definition wp(p R, q) =p ∧ ¬(R; ¬q) that defines the weakest precondition of a design for a post condition q.
Semantics of concurrent and reactive programs is defined by the notion of reactive designs with an additional Boolean observable wait that denotes suspension of a program. A design P is a reactive design if it is a fixed point of H , i.e. H (P ) = P , where
(1) P 1 b P 2 is a conditional statement, which means if b holds then P 1 else P 2 , where b is a Boolean expression and P 1 and P 2 are designs. Informally, Eq. (1) says that if a reactive system (a reactive design) waits for a response from the environment (i.e., wait holds), it will keep waiting and do nothing (i.e., keep program variables unchanged), otherwise its function (p R) will be executed. Obviously, hybrid systems are concurrent and reactive systems, so the UTP semantics of a hybrid system should satisfy the above healthiness condition. On the other hand, hybrid systems show some additional features, like real-time and the mixture of discrete and continuous dynamics. For specifying these additional features, we have to extend the notion of reactive design in UTP by underlining the following aspects:
-it allows function variables, and quantifications over functions, as in a real-time setting, program variables and channels are interpreted as functions over time. For specifying locality, higher-order quantifications are inevitable. So, UTP will become higher-order, rather than first-order, in this sense. In addition, the derivative of a variable is allowed in a predicate. Therefore, strictly speaking, we extend the relational calculus of UTP to the combined theory of ordinary differential equations and timed traces with higher-order quantifications. -communication synchronization can only block discrete dynamics and keep discrete variable unchanged, yet cannot block the evolution of continuous dynamics, like time evolution. So, given a hybrid system S, say p P , with continuous variables s and discrete variables x, whose continuous dynamics is modeled as F (ṡ, s) = 0&B , written S C 8 , then the healthiness condition of reactive designs should be changed to
A design that meets the healthiness condition (2) is called a hybrid design, ranged over H, H 1 etc. For simplicity, we will denote the left side of wait in Eq. (3) by Π H for a given hybrid design H in the sequel. -In order to deal with real-time, a system variable now is introduced, which stands for the starting time. Correspondingly, now stands for the ending time of the system. -For a concrete hybrid system, the predicate wait can be defined explicitly.
For convenience, for each channel ch, we introduce two Boolean functions ch! and ch? over time. ch!(t) means that ch is ready for sending a value at t, similarly, ch?(t) means that ch is ready for receiving a value at t. In addition, we use Periodic(ch*, st) to denote ∀n ∈ N. t = n * st ⇒ ch*(t), which indicates that the communication event ch* is ready periodically with period st. In addition, maximal synchronization semantics is adopted, i.e.,
which means that whenever the two parties of a communication are ready, the communication takes place immediately.
UTP Semantics for Simulink
In the following, we define the UTP semantics for Simulink blocks, diagrams, and subsystems respectively. For each of the Simulink constructs C, the observables of C include the inputs in, outputs out, the user defined parameters, and some auxiliary variables that are introduced for defining the semantics. Some output(s) may be also input(s), i.e. out i = in j , but we will uniformly use out i instead of in j as output in the semantics. Below we define the predicate for each Simulink construct C, denoted by C . Also, we use cnow to denote the current time of system.
Blocks As pointed out in [16] , it is natural to interpret each block of a Simulink diagram as a predicate relating its inputs to the outputs using UTP. The behavior of each block can be divided into a set of sub-behaviors, each of which is guarded by a condition. Moreover, these guards are exclusive and complete, i.e., the conjunction of any two of them is unsatisfiable and the disjunction of all of them is valid. So, each sub-behavior can be further specified as a predicate over input and output signals. Additionally, for each discrete block (diagram), it is assumed that its input signals from outside are available at each sampling point. So, it can be represented by a UTP formula of the form:
which means that in case the environment satisfies Ass (the precondition), the behaviour of a block is specified by the formula at the right side of (the postcondition). We use ps to denote a family of user-set parameters that may change the functionality of the block. As explained previously, m k=1 B k (ps, in), and ¬(B i (ps, in) ∧ B j (ps, in)) for any i = j, always hold.
Concretely, the UTP semantics of a continuous block can be given by a formula with the following form:
where F i (ȯ ut, out, in, ps) = 0 models the continuous evolution if B i holds. In this case, wait = ¬out? , which means that the continuous evolution will be interrupted by outputting to the environment. Thus, Eq. (2) holds with the maximal synchronization assumption in Eq.(4). Correspondingly, the UTP semantics of a discrete block can be given by a formula with the following form:
where P comp i (in, out, ps) stands for the UTP semantics of the i-th discrete computation, which can be obtained in a standard way (see [38] ). The precondition says that the environment should periodically input to and output from the block. In this case, wait is set as ¬∃n ∈ N. cnow = n * st and its continuous isċnow = 1, meaning that the block keeps waiting (idle) except for the periodic points at which discrete jumps happen.
Example 1.
In what follows, as an illustration, we show how to concretize the UTP semantics for some basic Simulink blocks including Constant, Add, Divide, Not, Or, And, Relational, Switch, Delay and Integrator. We treat Constant and Delay as continuous blocks, certainly, they can also be treated as discrete blocks in a similar way.
-A Constant block generates a scalar constant value:
Constant(ps.c, out) = H( out(0) = c ∧ȯ ut = 0 ∧ out!).
The design inside H is equivalent to out = c ∧ out!, should read out(cnow) = c ∧ out!(cnow). Analogous remarks are applied subsequently. -The Add block performs addition on its inputs, each of which is attached with a sign sn: '+' or '-':
-Similarly, the UTP semantics for the Divide block is given as follows:
-The logical operator blocks Not, Or, and And respectively perform the specified logical operations on their inputs, whose UTP semantics are given by Not(in, out) = H(Periodic(in!, ps.st) ∧ Periodic(out?, ps.st) Periodic(out!, ps.st) ∧ ∃n ∈ N. cnow = n * ps.st ⇒ out = ¬in),
And(ps.I, {in i } i∈I , out) = H(∧ i∈I Periodic(in i !, ps.st) ∧ Periodic(out?, ps.st) Periodic(out!, ps.st) ∧ ∃n ∈ N. cnow = n * ps.st ⇒ out = i∈I in i ).
-The Relational operator block compares two inputs using the relational operator parameter ps.op, and outputs either 1 (true) or 0 (false), whose UTP semantics is given by
Periodic(out!, ps.st) ∧ ∃n ∈ N. cnow = n * ps.st ⇒ out = ps.op(in 1 , in 2 ) ).
-The Switch block passes through the first input or the third input based on the value of the second input, thus we can define its UTP semantics as follows:
-A Delay block holds and delays its input by one sample period, therefore its UTP semantics can be define as:
-The Integrator block outputs the value of the integral of its input signal with respect to time, so its UTP semantics is given by
Diagrams A diagram is a set of blocks connected through wires. W.l.o.g., consider a diagram D consisting of m continuous blocks and n discrete blocks, which are connected via a set of wires. According to the above discussion, suppose the UTP semantics for the m continuous blocks are given by
for i = 1, . . . , m, and the UTP semantics for the n discrete blocks are given by
for j = 1, . . . , n. Then the UTP semantics of D can be represented by
where
I C and I D stand for the dangling inputs for continuous and discrete blocks after the composition, thus I = I C ∪ I D is the set of inputs of D; J C and J D stand for the dangling outputs for continuous and discrete blocks after the composition, thus J = J C ∪J D is the set of outputs of D; and σ and ρ stand for the substitutions that replace the local input signals and input channels by the corresponding output signals and channels with the common names among these blocks (continuous and discrete) in each block, respectively. Furthermore, we set in this case wait = ∧ m i=1 ¬out i ? ∧ ¬∃n ∈ N. cnow = n * GCD(ps 1 .st, · · · , ps n .st). Fig. 18 . According to the above discussion, its UTP semantics can be given as
Subsystems
Normal Subsystems A normal subsystem consists of a set of blocks and wires that specify the signal connections. Actually, a normal subsystem can be seen as a diagram by flattening, i.e., connecting the external inputs of the inside blocks with the inputs of the subsystem and the external outputs of the inside blocks with the outputs of the subsystem. Suppose a normal subsystem NSub with a set of inputs {in i } i∈I and a set of outputs {out j } j∈J , and its inside blocks form a diagram Diag with a set of external inputs {in i } i∈I and {out j } j∈J . Let σ be the mapping to relate {in i } i∈I with {in i } i∈I , and {out j } j∈J with {out j } j∈J , then the UTP semantics of NSub can be easily defined as
Enabled Subsystems By adding an enabled block in a normal subsystem, an enabled subsystem is created, which executes at each simulation step where the control signal has a positive value, otherwise holds the states to maintain their most recent values. So, its UTP semantics can be defined as follows:
Theorem 1. Given a Simulink diagram C, its UTP semantics C satisfies the healthiness condition in Eq. (2) , that is
Proof. It is straightforward by the definition of C .
UTP Semantics for HCSP
As advocated by Hoare and He in UTP [38] , a reactive system can be identified by the set of all observations which could in any circumstances be made of that system, which is represented by a description predicate with the same name as the system for convenience. As usual, an alphabet is attached to a system P (and its behaviours predicate as well), including the following parts:
1. V(P ): the set of both continuous and discrete variable names, which is arranged as a vector v. 2. iΣ(P ): the set of input channel names. 3. oΣ(P ): the set of output channel names. We define Σ(P ) =iΣ(P )∪oΣ(P ), which is arranged as a vector ch P .
Given an alphabet of a hybrid system, its timed observation can be specified by a tuple now, v, f v , re ch * , msg ch where -now is the start point (and now the end point) of a time interval over which an observation is recorded. which record the values along channels ch.
We further define
Thereby using the UTP timed observations, the HCSP constructs can be defined respectively as follows.
-The skip statement, which does not alter the program state in any way, is modelled as the relational identity:
const(re ch * , 0, now, now ) ∧ const(msg ch , msg ch (now), now, now )).
As skip terminates immediately, wait is equivalent to false in this case. Hereafter, let RE = const(re ch * , 0, now, now ) ∧ const(msg ch , msg ch (now), now, now ).
-The assignment of value e to a variable x is modelled as setting x to e and keeping all other variables (denoted by u) constant:
Likewise, as assignment statement terminates immediately, wait is equivalent to false in this case. -A continuous statement says that the system keeps waiting, meanwhile keeps continuously evolving, until the domain constraint is violated. So, the UTP semantics for continuous evolution is formulated as the following hybrid design
Obviously, in this case wait is equivalent to B. -The conditional statement behaves according to whether the condition holds or not:
-The internal choice is interpreted as a non-deterministic selection between two operands :
P Q = ( P ∨ Q ).
-Let H 1 and H 2 be two hybrid designs with
which satisfy the healthiness condition in Eq. (2). We define the sequential composition of H 1 and H 2 , denoted by H 1 H 2 as
In the above,
is essentially equivalent to the sequential composition of the two designs (¬wait H1 ∧ wait H2 ∧ r H1 R H1 ) and (¬wait H1 ∧ ¬wait H2 ∧ r H2 R H2 ) by the theory of UTP [38] .
It is easy to see that if H 1 and H 2 satisfy the healthiness condition of hybrid designs, so does H 1 H 2 . Hence, H 1 H 2 is still a hybrid design, which implies that hybrid designs are closed by the sequential composition. Now, given two HCSP processes P and Q, P ; Q can be naturally defined as
-A process variable X is interpreted as a predicate variable. Without confusion in the context, we use X to represent the predicate variable corresponding to process variable X, i.e. X = X.
-The semantics for recursion is defined as the least fixed point of the corresponding recursive predicate by rec X.P = µX. P .
Given an HCSP process P , P * can be defined as
As discussed above, its semantics is given by
where P 0 = skip. -A receiving event can be modelled by the following hybrid design ch?x = LHS re ch? ∧ ¬re ch! RHS,
In this case, wait = re ch? ∧ ¬re ch! , i.e., the process keeps waiting until its dual communication event becomes ready.
-The sending event ch!e can be defined similarly.
which satisfy the healthiness condition in Eq. (2). Then, We define the parallel composition of H 1 and H 2 , denoted by H 1 H 2 as
It can be further proved that
re ch H 2 * (t) = re ch H 2 * (now H2 ) ∧ msg ch H 2 * (t) = msg ch H 2 * (now H2 )).
Therefore, H 1 H 2 satisfies the healthiness condition of hybrid designs. Hence, H 1 H 2 is a hybrid design, which implies that hybrid designs are closed by the parallel composition. Now, given two HCSP processes P and Q, P Q can be naturally defined as P Q = P Q .
-The communication interruption can be defined as
where Γ = i∈I re ioi , and io i stands for the dual communication event with respect to io i , for instance ch? = ch!.
To prove whether the UTP semantics of other HCSP constructs satisfies the healthiness condition is mathematically straightforward and thus omitted here.
It can be further deduced that the domain of the previously defined hybrid designs forms a complete lattice with a refinement partial order, on which the classical programming operations are closed.
Justification of correctness
Having defined a UTP semantics respectively for the HCSP components and the Simulink diagrams, we are now ready to present a correctness justification of the translation by checking the semantic equivalence of a Simulink diagram with its corresponding HCSP construct (given in Theorem. 2). Here are several remarks to be noted during the proofs:
1. We set for the sample times of all the discrete blocks to be −1 in the translation, that is, all the generated discrete blocks share a globally identical sample time gst, which will be configured by the user before triggering the simulation. 2. It is assumed that the In ok signal in a subsystem firstly turns true at the first sample point, i.e. min{t|In ok(t) = 1} = gst. Similarly, we use τ to denote the earliest time at which the Out ok signal becomes true, i.e. τ = min{t|Out ok(t) = 1}. 3. Hereafter we use Wires to indicate implicitly the entire group of variable substitutions within a subsystem, and blocks are referred to as their abbreviated names with potential identifiers, for instance, Swt1 in the assignment structure stands for the block Switch1 in Fig. 5 . 4. Unless otherwise stated, the parameters of a block will be abstracted away in the semantic function for simplicity. Besides, to distinguish the input/output signals of blocks, the leading characters of the input/output signals of a subsystem are capitalized. 5. The UTP semantics defined in Sect. 6.2 implicates that the signals which are not modified in the computation of a block (or subsystem) keep unchanged.
Theorem 2. Given an HCSP process P , denote the translated Simulink diagram by H2S(P ). Suppose there is a correspondence (denoted by EA) between P and H2S(P ) , i.e., now = gst, now = τ , ok = In ok(gst) 
as gst → 0.
Proof. By induction on the structure of HCSP components. For simplicity, we use ch * to denote the local communication events inside of H2S(P ) in what follows. Assignment: Without loss of generality, we use Diag e to denote the semantics of the diagram which computes the right-hand side of the assignment.
By providing the left-hand side of (7) and restricting the time interval of the behaviours, we get
It thus follows evidently that Continuous statement: By the defined UTP semantics, it follows
By providing the left-hand side of (7) and restricting the time interval of the behaviours, we have Periodic(in!, ps.gst) ∧ Periodic(out?, ps.gst) ∧ ok ∧ H2S ( F (ṡ, s) 
Thereby the semantics can be proved consistent on the interval [gst, τ − gst], moreover as when the user-defined sample time gst → 0, we have
Conditional statement: By the definition of H2S and the UTP semantics of Simulink given in Section 6.2, we have Internal choice: Similar to conditional statement, we can easily prove Periodic(in!, ps.gst) ∧ Periodic(out?, ps.gst) ⇒ P Q ⇔ H2S(P Q) | [gst,τ ] .
Sequential composition: As illustrates in Fig. 9 , we use x to denote the set of common signals processed by both P and Q, while y and z are exclusive signals respectively for P and Q. Recursion: We only consider the tail recursion, i.e., repetition. The general recursion can be proved similarly. As shown in Fig. 10 , a random number N , generated by an oracle, is introduced in the Simulink diagram to specify the number of iterations of subsystem P. Recall that P * is defined by using least fix point. Thus, it is obvious that the inverse direction holds:
Periodic(in!, ps.gst) ∧ Periodic(out?, ps.gst) ⇒ P * ⇐ H2S(P * ) | [gst,τ ] .
For the other direction, suppose P * holds, then according to the semantics, there must exist N such that P N holds. We then apply the oracle, to generate the same number N , to control the execution of the Simulink diagram H2S(P * ), to execute for N times. The fact is thus proved, i.e. The equivalence for sending events can be proved similarly. Interruption: It is trivial to prove that Theorem 2 holds for communication interruption, inasmuch as it can be interpreted by the sequential composition and conditional statement, for which we have already proved validation of Theorem 2. Parallel: As shared variables are not allowed in HCSP, we use y and z to denote the set of exclusive signals (including re and msg) respectively for P and Q. Let τ P =min{t|out NSubP ok(t) = 1}, and τ Q =min{t|out NSubQ ok(t) = 1}. Then, according to the definitions, we have It thus follows immediately that Theorem 2 holds for the parallel composition.
Conclusion
In this paper, we presented a translator from HCSP formal models into Simulink graphical models. As illustrated by the case study, the translator enables -HCSP formal models to be simulated and tested using a MATLAB platform, thus avoiding expensive formal verification, if not necessary; -together with our previous work on encoding S/S diagrams into HCSP, a designer of embedded systems to flexibly shift between formal and informal models, according to a desired trade-off between efficiency and cost, and correctness and reliability.
The translation from HCSP into Simulink diagrams was implemented as a fully automatic tool, which has been integrated with the translation tool from S/S into HCSP. In addition, a UTP based semantical foundation was proposed to justify that the translations from HCSP into Simulink preserve semantics.
